

3A, Ultra Low Dropout (0.23V Typical) Linear Regulator

### Features

- Ultra Low Dropout
   0.23V (Typical) at 3A Output Current
- Low ESR output Capasitor (Milti-layer Chip Capasitors (MLCC)) Applicable
- 0.8V Reference Voltage
- High Output Accuracy
  ±1.5% Over Line, Load, and Temperature Range
- Fast Transient Response
- Adjustable Output Voltage
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start

**Applications** 

Notebook PCs

Add-in Cards

- Current-Limit and Short Current-Limit Protections
- Thermal Shutdown with Hysteresis
- Open-Drain VOUT Voltage Indicator (POK)
- Low Shutdown Quiescent Current (< 30mA)
- Built in Shutdown/Enable Control with floating high/ low Function
- Simple SOP-8P and TDFN3x3-10 Packages with Exposed Pad
- Lead Free and Green Devices Available
  (RoHS Compliant)

Motherboards, VGA Cards

### **General Description**

The APL5932A/B/C/D is a 3A ultra low dropout linear regulator. The IC needs two supply voltages, one is a control voltage ( $V_{CNTL}$ ) for the control circuitry, the other is a main supply Voltage( $V_{IN}$ ) for power conversion, to reduce power dissipation and provide extremely low dropout voltage.

The APL5932A/B/C/D integrates many functions. A Power-On-Reset (POR) circuit monitors both supply voltages on  $V_{CNTL}$  and  $V_{IN}$  pins to prevent erroneous operations. The functions of thermal shutdown and current-limit protect the device against thermal and current over-loads. A POK indicates that the output voltage status with a delay time set internally. It can control other converter for power sequence. APL5932A/B/C/D can be enabled by other power systems. Pulling and holding the EN voltage below 0.4V or ENB above 1.2V will shuts off the output. The APL5932A/B/C/D is available in a SOP-8P package which features small size as SOP-8 and an Exposed Pad to reduce the junction-to-case resistance to extend power range of applications.

### **Simplified Application Circuit**



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

# APL5932A/B/C/D



### **Pin Configuration**



### **Ordering and Marking Information**

APL5932	Handling Tempera Package Enable F	/ Material  I : -40 t    Code  Handling (    ture Range  TR : Ta    Code  A : Activ    Code  A : Activ    unction /  C : Activ    Delay Time  Assembly	OP-8P QB : TDFN3x3 Ambient Temperature o 85 °C Code pe & Reel Inction / Turn On Delay ve High / 2.5ms B : Ad ve Low / 2.5ms D : A	Range Time ctive High / 50μs ctive Low / 200μs
APL5932A KA :	APL5932A XXXXX - D	ate Code APL59320	KA : APL5932C XXXXX	XXXXX - Date Code
APL5932B KA :	APL5932B XXXXX XXXX - D	ate Code APL 5932E	D KA : APL5932 D XXXXX	XXXXX - Date Code
APL5932A QB :	APL 5932A •XXXXX - D	ate Code APL59320	C QB : APL 5932C XXXXX	XXXXX - Date Code
APL5932B QB :	APL 5932B XXXXX - D	ate Code APL5932[	D QB : APL 5932D XXXXX	XXXXX - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).



### Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>CNTL</sub>	VCNTL Supply Voltage (VCNTL to GND)	-0.3 ~ 6	V
V <sub>IN</sub>	VIN Supply Voltage (VIN to GND)	-0.3 ~ 6	V
V <sub>OUT</sub>	VOUT to GND Voltage	-0.3 ~ V <sub>IN</sub> +0.3	V
	POK to GND Voltage	-0.3 ~ 6	V
	EN, FB to GND Voltage	-0.3 ~ V <sub>CNTL</sub> +0.3	V
PD	Power Dissipation	Internally Limited	W
T <sub>J</sub> Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature Range	-65 ~ 150	°C
T <sub>SDR</sub>	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Thermal Characteristics**

Symbol	Parameter	Typical Value	Unit
	Junction-to-Ambient Resistance in Free Air (Note 2)		
$\theta_{JA}$	SOP-8P	50	°C/W
	TDFN3x3-10	60	
	Junction-to-Case Resistance in Free Air (Note 3)		
θ」	SOP-8P	20	°C/W
	TDFN3x3-10	5	

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of SOP-8P/TDFN3x3-10 is soldered directly on the PCB.

Note 3: The "Thermal Pad Temperature" is measured on the PCB copper area connected to the thermal pad of package.







### **Recommended Operating Conditions**

Symbol		Parameter			
V <sub>CNTL</sub>	VCNTL Supply Voltage		3.0 ~ 5.5	V	
V <sub>IN</sub>	VIN Supply Voltage		1.2 ~ 5.5	V	
V <sub>OUT</sub>	VOUT Output Voltage (when V	VOUT Output Voltage (when V <sub>CNTL</sub> -V <sub>OUT</sub> >2.1V)			
l <sub>оит</sub>	VOUT Output Current		0 ~ 3	А	
		$I_{OUT} = 3A$ at 25% nominal $V_{OUT}$	8 ~ 250		
COUT	VOUT Output Capacitance	$I_{OUT} = 2A$ at 25% nominal $V_{OUT}$	8 ~ 890	μF	
		$I_{OUT} = 1A$ at 25% nominal $V_{OUT}$	8 ~ 1500		
ESR <sub>COUT</sub>	ESR of VOUT Output Capacitor		0 ~ 200	mΩ	
T <sub>A</sub>	Ambient Temperature		-40 ~ 85	°C	
TJ	Junction Temperature	Junction Temperature		°C	

Note 4: Refer to the typical application circuit.

## **Electrical Characteristics**

Unless otherwise specified. These specifications apply over  $V_{CNTL}$ =5V,  $V_{IN}$ =1.8V,  $V_{OUT}$ =1.2V, and  $T_A$ = -40 ~ 85°C, unless otherwise specified. Typical values are at  $T_J$ =25°C.

	_		APL5932A/B/C/D				
Symbol	Parameter Test Conditions		Min.	Min. Typ. M		Max. Unit	
SUPPLY CU	RRENT	·					
	VCNTL Supply Current	EN=VCNTL, I <sub>OUT</sub> =0A	-	1.0	1.5	mA	
I <sub>SD</sub>	VCNTL Supply Current at Shutdown	EN=GND or ENB=VCNTL	-	20	30	μA	
	VIN Supply Current at Shutdown	V <sub>IN</sub> =5.5V, EN=GND or ENB=VCNTL	-	-	1	μA	
POWER-ON-	RESET (POR)						
	Rising VCNTL POR Threshold		2.5	2.7	2.9	V	
	VCNTL POR Hysteresis		-	0.4	-	V	
	Rising VIN POR Threshold		0.8	0.9	1.0	V	
	VIN POR Hysteresis		-	0.5	-	V	
OUTPUT VO	LTAGE	·					
$V_{REF}$	Reference Voltage	FB=VOUT	0.792	0.8	0.808	V	
	Output Voltage Accuracy	V <sub>CNTL</sub> =3.0~5.5V, I <sub>OUT</sub> = 0~3A, T <sub>J</sub> = -40~125 °C	-1.5	-	+1.5	%	
	Load Regulation	I <sub>OUT</sub> =0A ~3A	-	0.06	0.25	%	
	Line Regulation	I <sub>OUT</sub> =10mA, V <sub>CNTL</sub> =3.0 ~ 5.5V	-0.15	-	+0.15	%/V	
	VOUT Pull-Low Resistance	$V_{CNTL}$ =5V, $V_{EN}$ =0V or $V_{ENB}$ =5V, $V_{OUT}$ <0.8V	-	80	-	Ω	
	FB Input Current	V <sub>FB</sub> =0.8V	-100	-	100	nA	



### **Electrical Characteristics (Cont.)**

Unless otherwise specified. These specifications apply over  $V_{CNTL}=5V$ ,  $V_{IN}=1.8V$ ,  $V_{OUT}=1.2V$ , and  $T_{A}=-40 \sim 85^{\circ}C$ , unless otherwise specified. Typical values are at  $T_{J}=25^{\circ}C$ .

Cumb al	Deveryotar	Test Conditions			APL5932A/B/C/D			Unit
Symbol	Parameter				Min.	Тур.	Max.	
	/OLTAGES							
			V 2.5V	T <sub>J</sub> =25°C	-	0.26	0.31	
			V <sub>OUT</sub> =2.5V	T <sub>J</sub> =-40~125°C	-	-	0.42	
		$V_{CNTL}=5.0V,$	V 4.0V/	T <sub>J</sub> =25°C	-	0.24	0.29	v
V <sub>DROP</sub>	VIN-to-VOUT Dropout Voltage	I <sub>OUT</sub> =3A	V <sub>OUT</sub> =1.8V	T <sub>J</sub> =-40~125°C	-	-	0.40	l v
			V 4.0V	TJ=25°C	-	0.23	0.28	
			V <sub>OUT</sub> =1.2V	T <sub>J</sub> =-40~125°C	-	-	0.38	
PROTECTIC	ONS .							•
		TJ=25°C			3.6	4.0	4.6	
I <sub>LIM</sub>	Current-Limit Level	T <sub>J</sub> = -40 ~ 12	25°C		3.2	-	-	A
ISHORT	Short Current-Limit Level	V <sub>FB</sub> <0.2V			-	0.9	-	Α
	Short Current-Limit Blanking Time	From beginr	ning of soft-s	tart	0.6	1.5	-	ms
T <sub>SD</sub>	Thermal Shutdown Temperature	T <sub>J</sub> rising			-	170	-	°C
	Thermal Shutdown Hysteresis				-	50	-	°C
ENABLE AN	ID SOFT-START	•						
$V_{\text{EN},}V_{\text{ENB}}$	EN or ENB Logic Input Threshold	$V_{CNTL} = 3V$ to 5.5V		0.5	0.8	1.1	V	
	EN or ENB Hysteresis				-	0.1	-	V
I <sub>en</sub> , I <sub>enb</sub>	EN Pull-High Current ENB Pull-Low Current	EN = Low or	EN = Low or ENB = High			3	-	μA
t <sub>ss</sub>	Soft-Start Interval	V <sub>OUT</sub> = 10%	to 90%		0.3	0.6	1.2	ms
		APL5932A/0 rising 10%	C, from being	g enabled to $V_{\text{OUT}}$	1	2.5	4	ms
t <sub>D(ON)</sub>	Turn On Delay	APL5932B, from being enabled to $V_{OUT}$ rising 10%			50	150	270	μs
		APL5932D, from being enabled to $V_{OUT}$ rising 10%		90	200	320	μs	
POWER-OK	AND DELAY							-
V <sub>THPOK</sub>	Rising POK Threshold Voltage	V <sub>FB</sub> rising			90	92	94	%
	POK Threshold Hysteresis			-	8	-	%	
	POK Pull-Low Voltage	POK sinks 5	ōmA		-	0.25	0.4	V
	POK Denounce Interval	V <sub>FB</sub> <falling f<="" td=""><td>POK voltage</td><td>threshold</td><td>-</td><td>10</td><td>-</td><td>μs</td></falling>	POK voltage	threshold	-	10	-	μs
	POK Delay Time	From V <sub>FB</sub> =V	/ <sub>THPOK</sub> to risin	g edge of the V <sub>POK</sub>	1	2	4	ms













Output Current, IOUT (A)



### **Typical Operating Characteristics**







VCNTL Power Supply Rejection Ratio (PSRR)



# APL5932A/B/C/D



### **Operating Waveforms**

Refer to the typical application circuit. The test condition is  $V_{IN}$ =1.8V,  $V_{CNTL}$ =5V,  $V_{OUT}$ =1.2V,  $T_A$ = 25°C unless otherwise specified.



 $\begin{array}{l} C_{\text{OUT}}{=}10\mu\text{F},\ C_{\text{IN}}{=}10\mu\text{F},\ R_{\text{L}}{=}0.4\Omega\\ \text{CH1:}\ V_{\text{CNTL}},\ 5\text{V/Div},\ \text{DC}\\ \text{CH2:}\ V_{\text{IN}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH3:}\ V_{\text{OUT}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH4:}\ V_{\text{POK}},\ 5\text{V/Div},\ \text{DC}\\ \text{TIME:}\ 2\text{ms/Div} \end{array}$ 



 $\begin{array}{l} C_{\text{OUT}}{=}10\mu\text{F},\ C_{\text{IN}}{=}10\mu\text{F},\ R_{\text{L}}{=}0.4\Omega\\ \text{CH1:}\ V_{\text{CNTL}},\ 5\text{V/Div},\ \text{DC}\\ \text{CH2:}\ V_{\text{IN}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH3:}\ V_{\text{OUT}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH3:}\ V_{\text{OUT}},\ 1\text{V/Div},\ \text{DC}\\ \text{CH4:}\ V_{\text{POK}},\ 5\text{V/Div},\ \text{DC}\\ \text{TIME:}\ 2\text{ms/Div} \end{array}$ 



$$\begin{split} I_{OUT}{=}10\text{mA to 3A to 10mA (rise / fall time = 1 \mu C_{OUT}{=}10 \mu\text{F}, C_{\text{IN}}{=}10 \mu\text{F} \\ CH1: V_{OUT}, 50\text{mV/Div, DC offset 1.2V} \\ CH2: I_{OUT}, 1A/\text{Div, DC} \\ TIME: 50\mu\text{s/Div} \end{split}$$

#### **Over Current Protection**



 $C_{OUT}$ =10 $\mu$ F,  $C_{IN}$ =10 $\mu$ F,  $R_{OUT}$ = 0.4 $\Omega$  to 0.1 $\Omega$ CH1: V<sub>OUT</sub>, 0.5V/Div, DC CH2: I<sub>OUT</sub>, 2A/Div, DC TIME: 50 $\mu$ s/Div

# Copyright $\circledcirc$ ANPEC Electronics Corp. Rev. A.4 - Sep., 2013

# APL5932A/B/C/D



### **Operating Waveforms**

Refer to the typical application circuit. The test condition is  $V_{IN}$ =1.8V,  $V_{CNTL}$ =5V,  $V_{OUT}$ =1.2V,  $T_{A}$ = 25°C unless otherwise specified.



CH1: V<sub>EN</sub>, 5V/Div, DC CH2: VOUT, 1V/Div, DC CH3: VPOK, 5V/Div, DC CH4: IOUT, 2A/Div, DC TIME: 5µs/Div



CH2: V<sub>OUT</sub>, 0.5V/Div, DC CH3: VPOK, 5V/Div, DC CH4: IOUT, 2A/Div, DC TIME: 0.5ms/Div



Enable



 $C_{OUT}$ =10 $\mu$ F,  $C_{IN}$ =10 $\mu$ F,  $R_{L}$ =0.4 $\Omega$ CH1: V<sub>EN</sub>, 5V/Div, DC CH2: V<sub>OUT</sub>, 0.5V/Div, DC CH3: V<sub>POK</sub>, 5V/Div, DC CH4: IOUT, 2A/Div, DC TIME: 1ms/Div



### **Pin Description**

	PIN		FUNCTION
N	0.	NAME	FUNCTION
SOP-8P	TDFN3x3-10		
1	5	РОК	Power-OK signal output pin. This pin is an open-drain output used to indicate the status of output voltage by sensing FB voltage. This pin is pulled low when output voltage is not within the Power-OK voltage window.
2	6	EN/ENB	Active-High/Low enable control pin. Applying and holding the voltage on this pin below/above the enable voltage threshold shuts down the output. When re-enabled, the IC undergoes a new turn on delay and soft-start process. When leave this pin open, an internal pull-up/down current (3µA typical) pulls the EN/ENB voltage and enables the regulator.
3	7,8,9	VIN	Main supply input pin for voltage conversions. A decoupling capacitor ( $\geq 10\mu$ F recommended) is usually connected near this pin to filter the voltage noise and improve transient response. The voltage on this pin is monitored for Power-On-Reset purpose
4	10	VCNTL	Bias voltage input pin for internal control circuitry. Connect this pin to a voltage source (+5V recommended). A decoupling capacitor (1 $\mu$ F typical) is usually connected near this pin to filter the voltage noise. The voltage at this pin is monitored for Power-On-Reset purpose.
5	-	NC	No Connection.
6	1,2,3	VOUT	Output pin of the regulator. Connecting this pin to load and output capacitors $(10\mu F$ at least) is required for stability and improving transient response. The output voltage is programmed by the resistor-divider connected to FB pin. The VOUT can provide 3A (max.) load current to loads. During shutdown, the output voltage is quickly discharged by an internal pull-low MOSFET.
7	4	FB	Voltage Feedback Pin. Connecting this pin to an external resistor divider receives the feedback voltage of the regulator.
8	Exposed Pad	GND	Ground pin of the circuitry. All voltage levels are measured with respect to this pin.
Exposed Pad	-	-	P-Type Substrate connection of the chip. Connect this pad to system ground plane for good thermal conductivity.

### **Block Diagram**





### Block Diagram (Cont.)



# **Typical Application Circuit**





### **Function Description**

#### Power-On-Reset

A Power-On-Reset (POR) circuit monitors both of supply voltages on VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after both of the supply voltages exceed their rising POR voltage thresholds during powering on. The POR function also pulls low the POK voltage regardless of the output status when one of the supply voltages falls below its falling POR voltage threshold.

#### Internal Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge during start-up. The typical soft-start interval is about 0.6ms.

#### **Output Voltage Regulation**

An error amplifier working with a temperature-compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier is designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

#### **Current-Limit Protection**

The APL5932A/B/C/D monitors the current flowing through the output NMOS and limits the maximum current to prevent load and APL5932A/B/C/D from damages during current overload conditions.

#### **Short Current-Limit Protection**

The short current-limit function reduces the current-limit level down to 0.9A (typical) when the voltage on FB pin falls below 0.2V (typical) during current overload or short-circuit conditions.

The short current-limit function is disabled for successful start-up during soft-start interval.

#### Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of APL5932A/B/C/D. When the junction temperature exceeds +170°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new softstart process after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown is designed with a 50°C hysteresis to lower the average junction temperature during continuous thermal overload conditions, extending lifetime of the device.

For normal operation, the device power dissipation should be externally limited so that junction temperatures will not exceed  $+125^{\circ}$ C.

#### **Enable Control**

The APL5932A/B/C/D has a dedicated enable pin (EN/ ENB). A logic low/high signal applied to this pin shuts down the output. Following a shutdown, a logic high/low signal re-enables the output through initiation of a new turn on delay and soft-start cycle. When left open, this pin is pulled up/down by an internal current source ( $3\mu$ A typical) to enable normal operation. It's not necessary to use an external transistor to save cost.

#### **Power-OK and Delay**

The APL5932A/B/C/D indicates the status of the output voltage by monitoring the feedback voltage ( $V_{FB}$ ) on FB pin. As the  $V_{FB}$  rises and reaches the rising Power-OK voltage threshold ( $V_{THPOK}$ ), an internal delay function starts to work. At the end of the delay time, the IC turns off the internal NMOS of the POK to indicate the output is ok. As the  $V_{FB}$  falls and reaches the falling Power-OK voltage threshold, the IC turns on the NMOS of the POK ( after a debounce time of 10µs typical ).



### **Application Information**

#### **Power Sequencing**

The power sequencing of VIN and VCNTL is not necessary to be concerned. However, do not apply a voltage to VOUT for a long time when the main voltage applied at VIN is not present. The reason is the internal parasitic diode from VOUT to VIN conducts and dissipates power without protections due to the forward-voltage.

#### **Output Capacitor**

The APL5932A/B/C/D requires a proper output capacitor to maintain stability and improve transient response. The output capacitor selection is dependent upon ESR (equivalent series resistance) and capacitance of the output capacitor over the operating temperature.

Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as output capacitors.

During load transients, the output capacitors which is depending on the stepping amplitude and slew rate of load current, are used to reduce the slew rate of the current seen by the APL5932A/B/C/D and help the device to minimize the variations of output voltage for good transient response. For the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended.

Decoupling ceramic capacitors must be placed at the load and ground pins as close as possible and the impedance of the layout must be minimized.

#### Input Capacitor

The APL5932A/B/C/D requires proper input capacitors to supply current surge during stepping load transients to prevent the input voltage rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN pin limit the slew rate of the surge currents, more parasitic inductance needs more input capacitance.

Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors can all be used as an input capacitor of VIN. For most applications, the recommended input capacitance of VIN is  $10\mu$ F at least. However, if the drop of the input voltage

is not cared, the input capacitance can be less than  $10\mu F.$  More capacitance reduces the variations of the supply voltage on VIN pin.

#### Setting The Output Voltage

The output voltage is programmed by the resistor divider connected to FB pin. The preset output voltage is calculated by the following equation :

$$Vout = 0.8 \cdot \left(1 + \frac{R1}{R2}\right) \qquad \dots \dots \dots \dots (V)$$

where R1 is the risistor connected from VOUT to FB with Kelvin sensing connection and R2 is the risistor connected from FB to GND. A bypass capacitor(C1) may be connected with R1 in parallel to improve load transient response and stability.

#### Layout Consideration (See Figure 1)

1. Please solder the Exposed Pad on the system ground pad on the top-layer of PCBs. The ground pad must have wide size to conduct heat into the ambient air through the system ground plane and PCB as a heat sink.

2. Please place the input capacitors for VIN and VCNTL pins near the pins as close as possible for decoupling high-frequency ripples.

3. Ceramic decoupling capacitors for load must be placed near the load as close as possible for decoupling highfrequency ripples.

4. To place APL5932A/B/C/D and output capacitors near the load reduces parasitic resistance and inductance for excellent load transient response.

5. The negative pins of the input and output capacitors and the GND pin must be connected to the ground plane of the load.

6. Large current paths, shown by bold lines on the figure1, must have wide tracks.

7. Place the R1, R2, and C1 (option) near the APL5932A/ B/C/D as close as to avoid noise coupling.

8. Connect the ground of the R2 to the GND pin by using a dedicated track.

9. Connect the one pin of the R1 to the load for Kelvin sensing.

10. Connect one pin of the C1 (option) to the VOUT pin for reliable feedback compensation.



### **Application Information (Cont.)**

Layout Consideration (See Figure 1) (Cont.)





#### **Thermal Consideration**

Refer to the figure 2, the SOP-8P is a cost-effective package featuring a small size like a standard SOP-8 and a bottom exposed pad to minimize the thermal resistance of the package, being applicable to high current applications. The exposed pad must be soldered to the top-layer ground plane. It is recommended to connect the top-layer ground pad to the internal ground plan by using vias. The copper of the ground plane on the top-layer conducts heat into the PCB and ambient air. Please enlarge the area of the top-layer pad and the ground plane to reduce the case-to-ambient resistance ( $\theta_{cA}$ ).



Figure 2.

#### **Recommanded Minimum Footprint**



SOP-8P





### Package Information

SOP-8P



Ş	SOP-8P					
SY BO	MILLIM	ETERS	INCHES			
Ď	MIN.	MAX.	MIN.	MAX.		
A		1.60		0.063		
A1	0.00	0.15	0.000	0.006		
A2	1.25		0.049			
b	0.31	0.51	0.012	0.020		
с	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
D1	2.50	3.50	0.098	0.138		
E	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
E2	2.00	3.00	0.079	0.118		
е	1.27 BSC		0.050	) BSC		
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
θ	0°C	8°C	0°C	8°C		

Note : 1. Followed from JEDEC MS-012 BA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs.

Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .

3. Dimension "E" does not include inter-lead flash or protrusions.

Inter-lead flash and protrusions shall not exceed 10 mil per side.



### Package Information

#### TDFN3x3-10



0.031 0.002 0.008 REF 0.012 0.122 2.39 2.49 2.59 0.098 0.102 D2 0.094 2.90 3.00 Е 3.10 0.114 0.118 0.122 0.071 1.60 1.70 1.80 0.067 E2 0.063 е 0.50 BSC 0.020BSC L 0.35 0.40 0.016 0.018 0.45 0.014 Κ 0.20 0.008

MAX.

Note : 1. Followed from JEDEC MO-229 VEED-5.



### **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 £2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	5.5 ±0.05
SOP-8P	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0 <b>±</b> 0.10	8.0 <b>±</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 <b>±</b> 0.20	5.20 <b>±</b> 0.20	2.10 <b>±</b> 0.20
Application	Α	н	T1	С	d	D	w	E1	F
	330.0 £2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	5.5 ±0.05
TDFN3x3-10	P0	P1	P2	D0	D1	Т	A0	B0	К0
	4.0 <b>±</b> 0.10	8.0 <b>±</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30 <b>±</b> 0.20	3.30 <b>±</b> 0.20	1.30 ±0.20

(mm)

### **Devices Per Unit**

Package Type	Unit	Quantity
SOP-8P	Tape & Reel	2500
TDFN-3x3-10	Tape & Reel	3000



### **Taping Direction Information**

SOP-8P



TDFN3x3-10





### **Classification Profile**





### **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly			
<b>Preheat &amp; Soak</b> Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds			
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3°C/second max.			
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds			
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2			
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds			
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.			
Time 25°C to peak temperature	6 minutes max.	8 minutes max.			
* Tolerance for peak profile Temperature (T <sub>p</sub> ) is defined as a supplier minimum and a user maximum.					

\*\* Tolerance for time at peak profile temperature (t<sub>p</sub>) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> <sup>3</sup> 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

### **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T <sub>j</sub> =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA



### **Customer Service**

### Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838